Part Number Hot Search : 
2N7002T1 STZTA92 MC10E 47N600 5673B TC36DBAR MEGA32U MUN5111
Product Description
Full Text Search
 

To Download RFW102 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 Datasheet October 2002
Rev. 1.03
RFWaves Ltd. RFW102 ISM Transceiver Chipset
Key Features
* * * * * * * * Designed for short range wireless communication in 2.4GHz - world wide license free band Data rate - up to 1Mb per second Simple interface - 3 line digital interface Low power consumption - ideal for battery operated devices +2dBm typical peak output transmission power -80dBm typical sensitivity Typical standby current of 2.6A Complies with FCC regulations * * * Wide range operating voltage (2.7 - 3.6V) Direct Sequence Spread Spectrum (DSSS) 11dB processing gain Short signal acquisition time (1.2s)
Typical Applications
* * * * * Home automation and security Industrial automation Peripherals: keyboards, mice, game pads Remote control devices Toys and games
General Description
The RFW102 ISM Transceiver Chipset is a shortrange, half duplex wireless radio transceiver. The transceiver is intended for use in the world wide unlicensed Industrial Scientific and Medical (ISM) band of 2400-2483.5MHz, complying with the FCC (part 15.247) and ETSI (300 328) regulations and standards. The chipset consists of 3 chips, offering small size, low power consumption and simple integration into applications. As illustrated in Figure 2, implementing a transceiver using the RFW102 chipset is simple and easy. Only a few passive components (capacitors and inductors) are required in addition to the chipset (3 chips). In addition, an antenna of 200 impedance or a matching circuit to a 50 impedance antenna can be implemented as part of the circuit layout. The transceiver has a fully digital serial I/O interface providing a simple 3-line interface, requiring NO RF knowledge to use. The transceiver provides a peak output power of 2dBm and data rate transfer of up to 1Mb/s. Power consumption during transmit is extremely low (21mA in 1Mb/s, 28A in 1Kb/s), directly depending on the bit transfer rate. During standby, ACT = GND, the transceiver consumes almost no power (2.6A @ Vcc=3V) and features an extremely short wakeup time of 20s. This results in a very efficient power consumption management method, by using the standby mode in a frequent manner. The communication link between the transceivers is a Direct Sequence Spread Spectrum (DSSS) pulse pipe. The modulation scheme is 100% Amplitude Shift Keying (ASK). The spreading modulation scheme is Bi-Phase modulation where each bit has a 13 bit Barker series.
GND SAWG GND GND SAWD
RFW488C
L4 NSAWG GND IF NSAWD GND L2
L5
L3 C5 L6 L7 C6
Tx/Rx Vcc
C1 C4
VCC
VCC
DataIO
R2
VccGD DataIO
CAP
Tx/Rx SAWIF GND VccGD NSAWD
GND
SAWG GND
SAWD VCC VccPD
GND OSCO GND
RFW24
OSCO
NLC L1 LC
C3
RFW488R
OSCI GND OSCI GND VCC VccLO VccRF GND C2 NRF RF ACT GND VccRF
R3
ACT
VCC
ANTENNA PORT 2,44GHz
Figure 1: Actual Size of a Typical Transceiver Using RFW102 Chipset
Figure 2: Transceiver Implementation - Using RFW102 Chipset
Datasheet October 2002
Rev. 1.03
RFW102 ISM Transceiver Chipset
Absolute Maximum Rating
Rating Min. Max. Unit Supply Voltage -0.3 6 V All Input or Output Voltages with Respect to -0.3 Vcc + 0.3 V Ground o Temperature Under Bias C -10 70 o Storage Temperature C -60 150 Output Short-Circuit Duration (to GND) Continues Stresses exceeding those listed under "Absolute Maximum Rating" may cause permanent damage to the devices. These are stress ratings only, and functional operation of the devices at these or any other conditions, beyond those indicated in the operational sections of the datasheet, is not implied. Exposure to absolute maximum rating conditions for extended periods may affect devices reliability.
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.
Life Support Policy and Use in Safety-Critical Applications
!
RFWaves' products are not authorized for use in life-support or safety-critical applications.
(c) 2002, RFWaves LTD.
2
Datasheet October 2002
Rev. 1.03
RFW102 ISM Transceiver Chipset
Electrical Characteristics
TA = 0 C to +50 C, Vcc = 2.7V to 3.6V, unless otherwise specified. Parameter Symbol Condition Supply Voltage Vcc Operating Ambient Ta Temperature Current Consumption in Ishdn ACT=GND Standby Mode I/O=High Z @Vcc = 3V Wakeup Time Twa Current Consumption at Iwa Wakeup Time All input pins (DataIO, ACT, Tx/Rx) Rise Time Tr Fall Time Tf Input Capacitance Cin ACT Logic High input Vih_act Logic Low input Vil_act Sink Current Isi_act ACT=Vcc Source Current Isrc_act ACT=GND Tx/Rx Logic High input Vih_tr Logic Low input Vil_tr Source Current Isrc_tr Source Current in Standby Isrc_shdn ACT=GND Mode Sink Current in Standby Isi_shdn ACT=GND Mode DataIO Source Current in Standby Isrc_shdn ACT=GND Mode Sink Current in Standby Isi_shdn ACT=GND Mode Transmit to Receive Transition Tt_to_r Time Receive to Transmit Transition Tr_to_t Time Antenna Load @ 2.44GHz Processing Gain PG Bit Rate
o o
Min. 2.7 o 0
Typ. 3.3 o 25 2.6 20 7.5
Max. 3.6 o 50 6.0 30 9 1000 1000 1 Vcc 0.8 44 4.4 Vcc 0.8 5 5 1 10 5 1.5 1.5
Unit V o C A s mA ns ns PF V V A A V V A A A A A s s dB Mb/s
8 8
Vcc-0.8 GND 20 2.0 Vcc-0.8 GND 0.5 0.5 0.1 0 0
240\\69i 10 0.01
300\\73i 10.7
375\\77i 11 1
(c) 2002, RFWaves LTD.
3
Datasheet October 2002
Rev. 1.03
RFW102 ISM Transceiver Chipset
Transmitter Characteristics
Parameter Transmit Power Peak TxD Logic High input Logic Low input Source Current Sink Current Pulse Length Current Consumption Symbol Poutmax Vih_d Vil_d Isrc_di Isi_di Tdil Is Bit rate = (1)(2) 1Kb/s Bit rate = (1)(2) 10Kb/s Bit rate = (1)(2) 100Kb/s Bit rate = (1) 1Mb/s DataIO = 0 @-20dBc @RBW = 1MHz; @VBW = 10Hz Condition @Vcc = 3.3V Min. -3 Vcc-0.8 GND 4 2 20 25 220 2.2 15 8 21 9 Typ. 2 Max. 8 Vcc 0.8 10 5 Not Limited 37 320 3.2 31 11 50 30 54 Unit dBm V V A A ns A A mA mA mA mA MHz dBV/m
Current Consumption - No Data Transmitted Peak Current in Tx mode Bandwidth (3) Out of Band Spurious (>1GHz)
Isnd Ismax BW Spur
Time from Data In to Output Td 350 400 450 ns Power Transmit Time per Bit Top 650 700 750 ns (1) When transmitting a uniform distribution of `1' and `0' bits. (2) Burst transmission. Assuming that when not transmitting goes down to Standby mode (ACT=0). (3) Tested using RFWaves layout and antennas with ERW102 evaluation kit. Measured from a distance of 3m.
(c) 2002, RFWaves LTD.
4
Datasheet October 2002
Rev. 1.03
RFW102 ISM Transceiver Chipset
Receiver Characteristics
Parameter Signal Acquisition Time Sensitivity Input Compression Point RxD Source Current Sink Current Output Capacitance Pulse Length Current Consumption RF power @antenna port <-40dBm peak Isrc_do Isi_do Cout Tpw Is Vdo0.5 5 5 500 Bit rate = (1) 1Kb/s Bit rate = (1) 10Kb/s Bit rate = (1) 100Kb/s Bit rate = 1Mb/s 560 40 380 3.8 30 38 1 600 55 490 4.9 48 mA mA pF ns A A mA mA Symbol Tacq Sens IIP1 Condition @BER= 10
-4
Min.
Typ. 1.2 -80 -32
Max. 1.5
-35
Unit s dBm peak dBm
Peak Current in Rx mode Ismax 48 mA Image Rejection ImRej 30 dB (2) Delay Time Tdr 380 400 425 ns Emission Level Between 30MHz -57 dBm and 1GHz Emission Level Between 1GHz -47 dBm and 12.75 (1) Assuming that when not receiving goes down to Standby mode (ACT=0) and the receiver is synchronized with the transmitter. (2) Time between the end of the received power and the Data Out pulse.
(c) 2002, RFWaves LTD.
5
Datasheet October 2002
Rev. 1.03
RFW102 ISM Transceiver Chipset
Transceiver Interface
The transceiver implementation using the RFW102 chipset (see Reference Design) includes the following interface. Name Characteristic Vcc IC power supply input. A regulated voltage of 2.7-3.6Volts. GND Apply the supply ground to this pin. Tx/Rx* Mode selection input. Apply Vcc for transmit mode. Apply 0V (GND) for receive mode. ACT* Apply 0V (GND) for standby mode. Apply Vcc to this pin to turn the module on. It typically takes the module 20s to wake up into a fully operational mode. CMOS-level pin. DataIO* In Tx mode this is an input pin, positive edge trigger. Every time TxD goes from GND to Vcc, a spread bit is transmitted. In Rx mode this is an output pin. CMOS-level pin. RSSI Received Signal Strength Indicator. Indicates the power transmitted in the RFW102 frequency band, allowing determining whether to transmit (Tx). Please refer to the relevant application note for more information. * ESD protected pin.
Timing Diagrams
Transmit Timing
Time (us) TxRx ACT DataIO Output Signal Twa Tdil Td Top H 0 12 13
Receive Timing
Time (us) TxRx ACT Input Signal DataIO Twa Tacq Tdr Tpw L 0 12 13 14 15
(c) 2002, RFWaves LTD.
6
Datasheet October 2002
Rev. 1.03
RFW102 ISM Transceiver Chipset
Transmit to Receive Timing
Time (us) TxRx ACT DataIO Input Output Signal Input Signal Data Out Tt_to_r Tacq Output H 0 1 2 3
Receive to Transmit Timing
Time (us) TxRx ACT DataIO Output Input Signal Output Signal Tr_to_t Input H 0 1 2 3
(c) 2002, RFWaves LTD.
7
Datasheet October 2002
Rev. 1.03
RFW102 ISM Transceiver Chipset
Theory of Operation
The RF Waves modem is based on a SAW correlator that functions as a spreading/de-spreading element in the system. The SAW correaltor is a 3-port passive device (described in this chapter). Along with the SAW correlator, two other devices are embedded in the system: A 488MHz 1-port SAW resonator - provides the source of frequency for the system, and a Silicon RFIC - functions as the active part of the system. The silicon RFIC is an On Off Keying transceiver, which operates with an IF of 488MHz and a LO of 1952MHz. The SAW resonator generates both frequencies.
System overview
The chipset includes three chips: * RFW24 - The silicon chip (RFIC) whose specification is the `active' part of the system. It performs all the timing, amplifying, switching, transmitting and receiving functionality. * RFW488C - A 4-pin SAW correlator, realized on a Quartz substrate. This chip is completely nondifferential passive device used as a direct sequence spread spectrum spreading/de-spreading element. It functions as a transversal 13-bit BPSK Barker code correlator (a matched filter). * RFW488R - A 1-port SAW resonator, with resonance frequency of 488MHz, serving as the system's CW oscillation source.
DataIO ACT Tx/Rx 19@RFW24-A1 7@RFW24-A1 16@RFW24-A1 State Machine
488MHz RF Front End X4 Frequency Generation sub-system 1952MHz 20@ RFW24-A1
SAW Amp
22@RFW24-A1 SAW Resonator 488MHz
1@ 7@ RFW488C-A RFW488C-A
Matching Network External SAW Correlator Matching Network
IF Amplifier
PA
23@RFW24-A1
3@ RFW488C-A Peak Detector sub-system
Comparator
+
14@RFW24-A1 1952MHz Low Noise Block
IF LNA LNA1
3@RFW24-A1 Antenna Interface 4@RFW24-A1
Matching Network
11@RFW24-A1
'Fast' Peak Detector Peak Detector
-
External Inductor
8@RFW24-A1 9@RFW24-A1
17@RFW24-A1 RSSI External Capacitor
Figure 3: Detailed Block Diagram
SAW Correlator Theory
The SAW correlator is a linear passive 3-port device. It can be represented as a series of delay lines with band pass filters and phase inverters threaded between them. The current SAW correlator is a matched filter, designed to match a 13-bit BPSK - modulated Barker code. Impedance: All 3 ports of the SAW correlators are matched by external passive elements to 200. The matching circuit is presented in the schematic diagram. Frequency of Operation: The central frequency of operation is 488MHz. Spreading Chip Rate: The chip rate is 21 cycles/chip = 43ns/chip = 23Mcps. Interrogation: In order to produce the spread sequence (in the transmitting side of the module) the SAW is interrogated by a 488MHz 76ns RF pulse. The pulse is characterized by a rise/fall time of 30ns and a flat time of 16ns as shown in Figure 4.
(c) 2002, RFWaves LTD.
8
Datasheet October 2002
Rev. 1.03
RFW102 ISM Transceiver Chipset
Figure 4: Interrogating Pulse - Simulated Pulse Response A measurement of the SAW response to the interrogating pulse is presented in Figure 5.
SAW Correaltor Impulse Response
0.3 0.2 Amplitude 0.1 0 -0.1 -0.2 -0.3 0 200 400 600 Time [ns] 800 1000
Figure 5: Pulse Response of the Correlator - Measured Pulse Shaping and Spectral Response The pulse shaping effect is easily noticed in the time domain. Whenever a phase inversion occurs, it involves a `soft' envelope around it - hence lowering the side bands. A measurement of the spectral density of the signal is presented in Figure 6.
(c) 2002, RFWaves LTD.
9
Datasheet October 2002
Rev. 1.03
RFW102 ISM Transceiver Chipset
Figure 6: Spectral Density - Measured Auto Correlation and Interference Handling The SAW correlator functions as a matched filter building up a peak of energy when it correlates with its own impulse response. This peak is a clear mark stating the correlator has detected its own correlation function.
0.05 0.04 0.03
Autocorrelation
Amplitude
0.02 0.01 0 -0.01 -0.02 -0.03 -0.04 -0.05
0
0.5
1 Time [s]
1.5
2
Figure 7: Autocorrelation Numbers and Figures: * The Insertion Loss of the SAW correlator is 19dB @ 488MHz, when fully tuned. Since it is a relatively wide-band element (>30MHz over a central frequency of 488MHz gives Q14), tuning it is an easy task - with a lot of tolerance to passives values. * Energy Preservation: When a 76ns shaped pulse interrogates the SAW correlator (40ns effective pulse length) it produces a 750ns-spread sequence (see Figures above). Therefore, there is a loss of additional 10*log (750/40)13dB. * The Equivalent Noise Bandwidth of the SAW correlator is approximately 20MHz.
Frequency Generation
The frequency generation circuit is a general-purpose element in the system. It is the only part of the system that is active in transmit and receive modes, and is off in standby mode for energy saving reasons. Its functions are to provide: * A basic clock for the state machine * A source for the generation of an interrogating pulse to the SAW correlator * A source for the front end up/down conversion circuitry The circuit consists of a SAW-resonator based oscillator (RFW488R), whose frequency is multiplied by 4 to achieve the desired up-conversion frequency. The most important feature of this circuit is the fast wakeup time (<35s from standby to stability).
(c) 2002, RFWaves LTD.
10
Datasheet October 2002
Rev. 1.03
frequency generation subsystem
SAW Resonator 488MHz
RFW102 ISM Transceiver Chipset
488MH z
X4
1952MHz
Figure 8: A Block Diagram of the Frequency Generation Sub-System
Transmission Link
Pulse Generator
The pulse generator is the element which is in charge of generating an approximately 76ns IF pulse that shall interrogate the SAW correlator. It is a state machine with a timing mechanism that switches on and off the relevant analog units that generate the pulse. The output stage is a non-differential power amplifier, matched to push maximum power to the SAW 200 input. The interrogating pulse has a ramp up-ramp down envelope, to lower the spectral density of side bands.
Vcc
SWcont DATA In Pulse Generation State Machine Pulse
Power Control Block
488MHz
SAW Amp
Non-Differential Output
DATA In
t
Non Differential Output
t 30nSecs
tsu1
16nSecs
30nSecs
Figure 9: Pulse Generator Block Diagram
RF Front End
The RF Front End is the final stage of amplification and up-conversion prior to feeding the antenna. Its input is the 13-bit BPSK series that is the output signal of the correlator in an intermediate frequency of 488MHz, st and its output is the same signal amplified by 40dB and up-converted to 2440HMz. The 1 stage of nd amplification is in the IF, and the 2 is in the RF. The mixer is an image rejection mixer, with at least 35dB rejections.
RF Front End SAW interface Vout IF Amplifier PA Antenna interface
1952MHz
Figure 10: RF Front End Block Diagram
(c) 2002, RFWaves LTD.
11
Datasheet October 2002
Rev. 1.03
RFW102 ISM Transceiver Chipset
Receiving Link
The receiving link is a one stage down converting link, followed by a de-spreading function (implemented by the SAW correlator) and an ASK receiver. All the signal processing is done in the IF, or in the base-band. Basically, it consists of 4 elements: * A low noise block - this element is a low noise-amplifier and a down conversion unit * The SAW correlator - to be used as a de-spread function * A logarithmic peak detector * A decision stage
Low Noise Block Peak Detector DATA out
Antenna interface
LNA1
LNA2
SAW
Decision
{optional AGC} {optional AGC} 1952MHz
Figure 11: Receiving Link Block Diagram
Low Noise Block
The Low Noise Block is the input from the antenna on one side, and the output is attached to the SAW correlator on the other side. Since there is no RF filter between the antenna and LNA1, other than a simple printed filter, a wide dynamic range of transmitting/receiving is required, therefore, a very high dynamic range is featured in this front - end block. After this block comes the SAW correlator, which functions also as a filter that rejects out of band signals, and suppress in-band interference. Low Noise Block (LNB) features: * Gain: 38dB * Source = input impedance: Antenna 200 (differential) * Load (SAW Correlator): 200, none differential * Compression points: o Input IP1 > -35dBm o * Noise figure: NF < 16dB * Image rejection > 30dB
Peak Detector
The peak detector is the next stage after the SAW correlator. It functions as an envelope signal detector, st moving from IF directly to Base Band. It is the 1 stage of the ASK receiver. Since its input may have a very high range of input signals, a high dynamic range is its main feature. Two peak detectors are applied in parallel a `fast' peak detector, and a `slow' one. The difference between the two is their output bandwidth. The `fast' peak detector has a bandwidth of 10MHz. The `slow' peak detector has a bandwidth that will be determined by an external capacitor, connected between pin 17 and system GND. In order to maintain the high dynamic range that is required, a logarithmic peak detector is applied. It can be modeled as Vout=*Pin, where Pin is in dBm (logarithmic), and Vout is in volts (linear).
(c) 2002, RFWaves LTD.
12
Datasheet October 2002
Rev. 1.03
RFW102 ISM Transceiver Chipset
Vout[Volts]
s lo
pe
=A
lp h
a
Vo Pin[dBm]
noise floor level
saturation
Figure 12: Peak Detector Vout (Pin) Graph The noise floor is Pmin, and the saturation point is Pmax. Between these two points, the peak detector functions as follows: Vout=V0+*Pin. * [V/dB] is the slope, 10[mV/dB] * Pmax - Pmin is the dynamic range: Pmin<-82dBm, Pmax> -5dBm . * Slope linearity: Within the dynamic range the slope remains linear with a 1dB tolerance. * Central frequency of operation (detection) is 488MHz5MHz. An external inductor is used as part of the band pass filter that defines bandwidth for the peak detector. This inductor is connected in parallel to an on-chip capacitor, between pins 8 and 9 of the silicon RFIC. * Input impedance: 200, non differential.
'fast' Peak Detector
'slow' Peak Detector
Internal Current Source Icc
Input Impedance = 200 Ohm
External Capacitor
Figure 13: Peak Detectors & ASK Receiver
(c) 2002, RFWaves LTD.
13
Datasheet October 2002
Rev. 1.03
RFW102 ISM Transceiver Chipset
Determining the Values of the External Capacitor (C1 Connected to pin 17)
The time constant of the slow peak detector is determined by an external capacitor that is connected between pin 13 of the RFIC and GND. The slow peak detector is the reference signal source for the decision stage. Since the system supports various transmitting/receiving rates, the reference signal time constant is externally controlled. The time constant can be set as an internal current source that discharges the external capacitor. The capacitor is being charged by an internal current source, charging it to the voltage, which is the output of the peak detector. The fastest charging time is usually related to high power signals at the output of the SAW correlator. The peak charging current is 10mA. An internal current source is constantly discharging the capacitor with a current of Icc= 0.2A. In order to determine the optimal value of the capacitor, one needs to consider the maximum and minimum spaces between two consecutive pulses, and the amount of faulty pulses that can be tolerated when the link is being set up. Example1: High bit rate system * Minimum time between consecutive pulses: 1s. * Maximum time between consecutive pulses: 100s. * Number of faulty pulses to be tolerated: 1 1. Since only one faulty pulse can be tolerated, the capacitor must be charged to its fullest voltage with the st 1 pulse. Assume 82dB above noise pulse, the capacitor must be charged to 82[dB]*[mV/dB]=82[dB]*10[mV/dB]=820[mV] within 0.5s. Charging current is 10mA, so the maximum allowed capacitor is: Cmax=I*t/V=10[mA]*0.5[s]/820[mV]=6[nF] 2. Since the maximum time between two consecutive pulses is 100s, we need to keep the capacitor from discharging for at least 100s. The discharging current is 0.2Amps, and the allowed voltage to be discharged is V=1[dB]*[mV/dB]=10mV. The minimum capacitor allowed is: Cmin=I*t/V=0.2[A]*100[s]/10[mV]=2[nF] Conclusion: a capacitor of 2-6nF will be suitable for the requirements defined above.
Example2: Low bit rate system * Minimum time between consecutive pulses: 20s. * Maximum time between consecutive pulses: 500s. * Number of faulty pulses to be tolerated: 3 1. Since only three faulty pulses can be tolerated, the capacitor must be charged to its fullest voltage with rd the 3 pulse. Assume 82dB above noise pulse, the capacitor must be charged to 82[dB]*[mV/dB]=82[dB]*10[mV/dB]=820[mV] within 3s, which is the equivalent of 3 1s pulses. Charging current is 10mA, so ignoring the intermediate discharge the maximum allowed capacitor is: Cmax=I*t/V=10[mA]*3[s]/820[mV]=36[nF] 2. Since the maximum time between two consecutive pulses is 500s it is required to keep the capacitor from discharging for at least 500s. The discharging current is 0.2Amps, and the allowed voltage to be discharged is V=1[dB]*[mV/dB]=10mV. The minimum capacitor allowed is: Cmin=I*t/V=0.2[A]*500[s]/10[mV]=10[nF] Conclusion: a capacitor of 10-36nF will be suitable for the requirements defined above. Notice: In some extreme requirements a capacitor value may not be found.
Decision Stage
The decision stage is the final one in the receiving link. It is the stage where the final signal processing is done. Its output is a digital pulse, that indicates whether a valid signal has been identified or not. It consists of an analog comparison stage followed by a simple state machine.
(c) 2002, RFWaves LTD.
14
Datasheet October 2002
Rev. 1.03
RFW102 ISM Transceiver Chipset
Digital state machine
from fast peak detector
+
from slow peak detetor Vi
+ Voffset
+
V=6*alpha
Vref=Vi-Voffset
-
Analog Comparator
Comp. Out
Non Retriggerable One Shot
DATA Out
-
Figure 14: Decision Stage Block Diagram A voltage offset equivalent to 6dB is subtracted from the output of the slow peak detector. This is considered an optimal threshold for ASK receivers under Gaussian white noise environment. The first stage of the decision is an analog voltage comparator that compares the outputs of the two peak detectors. The output of the fast peak detector is connected to the positive (non-inverting) input and the output of slow peak detector (after a 6dB subtraction) is connected to the negative (inverting) input. Following the comparator is a digital one-shot stage, intended for shaping the digital output pulse.
State Machine
The state machine is the digital part of the chip. It performs all the timing, control and digital processing of the chip. The input signals are: * DATA I/O - this is a high impedance input pin in the transmitting mode. * Tx/Rx - `H' = Tx, `L' = Rx. * ACT - `LH' = device is shut down, current consumption minimal, `HL' = device activated. * Clk (internal 488MHz signal from the oscillator). * Comp Out (internal signal from the analog comparator). The output signals are: * DATA I/O - this is a low impedance output pin in the receiving mode. * Pulse (internal signal to the pulse generator) - positive logic signal. * SW cont. (internal signal to the pulse generator) - `H' enables voltage to pulse generator output amplifier. * SW cont. (internal signal to the pulse generator) - `H' enables voltage to pulse generator output amplifier. * Acont (internal signal to control the power amplifier) - `H' enables voltage to output power amplifier. * Rxcont (internal signal to control the receiving link) - `H' activates the receiving link. Rxcont not (Tx/Rx).
(c) 2002, RFWaves LTD.
15
Datasheet October 2002
Rev. 1.03
RFW102 ISM Transceiver Chipset
start
Act='L'
Act='H' Act='L'
Oscillator not stabilized activate oscillator
Act='L'
Tx/Rx<-'L'
DATA I/O output mode
Tx/Rx<-'H'
1.4 uSec Delay
Tx/Rx='H'
Tx/Rx<-'L'
DATA I/O input mode
1.4 uSec Delay
Compout<-'H'
DATA I/O<-'H'
Rx state machine
Tx state machine
Figure 15: General State Machine Block Diagram
(c) 2002, RFWaves LTD.
16
Datasheet October 2002
Rev. 1.03
RFW102 ISM Transceiver Chipset
Pin Out
RFW24 Silicon Chip (24 pin)
Pin # 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 Symbol VccRF GND NRF RF GND VccRF (3) ACT LC NLC VccPD (2) SAWD GND VccGD GND (2) SAWIF (3) Tx/Rx CAP Type Vcc A A Vcc DI A A Vcc A Vcc A DI A
(1)
18 VccGD Vcc (3) 19 DataIO D IO (2) 20 SAWG A 21 GND 22 OSCO A 23 OSCI A 24 VccLO Vcc Puddle GND (1) A = Analog; D = Digital. (2) The characteristic impedance for those pins is approximately 200. An impedance matching network should be used between those pins and the RFW488C correlator chip pins, depending on the characteristic impedance of each of those pins. See an implementation in the "Reference Design" section. (3) ESD protected pin.
Description Supplies voltage to the RF element Ground Connected to antenna Connected to antenna Ground Supplies voltage to the power amplifier element Activate pin. L - standby; H - active mode Connecting to 22nH inductor Connecting to 22nH inductor Supplies voltage to the peak detector element Input to the peak detector from the RFW488C (D) Ground Supplies voltage to the state machine and pulse generator elements Ground Output/Input of the IF to/from the RFW488C (IF) Vcc - Tx mode; GND - Rx mode Connect an external capacitor to this pin. Nominal recommended value is 2.2nF. Supplies voltage to the state machine and pulse generator elements Input/Output data Output of the transmitted pulse as input to the RFW488C (G) Ground Connection to the resonator Connection to the resonator Supplies voltage to the oscillator element Ground.
RFW488C Correlator Chip (10 pin)
Pin # 1 2 3 4 5 6 7 8 9 10 Symbol GND NIF GND D ND GND IF GND NG G Description Ground Ground Ground Output to the peak detector (SAWD). Characteristic impedance of pin: (5-112j) @ 488MHz Ground Ground Output/Input to/from the IF (SAWIF) to the SAW. Characteristic impedance of pin: (3-13j) @ 488MHz Ground Ground Input of the transmitted pulse (SAWG) to the SAW. Characteristic impedance of pin: (3-13j) @ 488MHz
(c) 2002, RFWaves LTD.
17
Datasheet October 2002
Rev. 1.03
RFW102 ISM Transceiver Chipset
RFW488R Resonator Chip (6 pin)
Pin # 1 2 3 4 5 6 Symbol GND OS GND GND NOS GND Description Ground The serial resonance between this pin & pin 5 Ground Ground The serial resonance between this pin & pin 2 Ground
(c) 2002, RFWaves LTD.
18
Datasheet October 2002
Rev. 1.03
RFW102 ISM Transceiver Chipset
Reference Design
*Based on RFWaves reference design layout.
(c) 2002, RFWaves LTD.
19
Datasheet October 2002
Rev. 1.03
RFW102 ISM Transceiver Chipset
Mechanical Data
NOTES: A. All linear dimensions are in millimeters. B. These drawings are subject to change without notice.
RFW24
Top View
D
24 1
RFW24
Sym. Min Nominal Max A 0.85 0.90 0.95 A1 0.18 0.20 0.22 C 0.325 A2 0.68 0.70 0.72 D 3.90 4.00 4.10 D1 2.50 BSC E1 2.50 BSC E2 3.90 4.00 4.10 B 0.18 0.23 0.28 T 0.10 0.15 0.20 L 0.35 0.40 0.45 E 0.5 This package is compliant with JEDEC MO-220C
Bottom View
e 19 18 17 16 15 14 13 12 11 10 9 8 7 20 21 22 23 24 1 2
E1
E2
B
C
3 4 5 6
T
D1
L
Side View
(c) 2002, RFWaves LTD.
A
A1
A2
D
C
20
Datasheet October 2002
Rev. 1.03
RFW102 ISM Transceiver Chipset
RFW488C
Top View
T
Symbol A B C D E F G H N M T S
mm 2.54 3.00 2.54 1.27 0.10 0.90 1.40 0.80 0.60 0.30 7.00 5.00
Mil 100.0
118.11
100.0 50.0
RFW 488C
4 3
3.937 35.433 55.118 31.496
23.62 11.81 280.0 200.0
Bottom View
C D E
S
3 4
B A
2
1 10
5 6
H
9 7 8
F
Side View
N M
(c) 2002, RFWaves LTD.
21
Datasheet October 2002
Rev. 1.03
RFW102 ISM Transceiver Chipset
RFW488R
Bottom View
B
D
C
Symbol A B C D E F G H
J
mm
3.80
3.80
E
4
1
1.90
0.85 0.60
5
2
F
A
6 G
3
I J L M
2.54 0.10 0.10 1.90
0.33 0.25 1.00
H
I
Side View
M
(c) 2002, RFWaves LTD.
L
22
Datasheet October 2002
Rev. 1.03
RFW102 ISM Transceiver Chipset
Features are subject to revisions or changes without notification
(c) Copyright 2002, RFWaves Ltd. All rights reserved
Permission is given to review and use the material in this publication for personal reference only and the said material cannot be copied, modified, used, distributed or reproduced in any way without the prior written consent of RFWaves Ltd. RFWaves Ltd. provides the information contained in this publication "as is" and without any warranties. RFWaves Ltd. disclaims all express and implied warranties. In no event RFWaves Ltd. shall be liable for any loss of profit and/or business, nor for any incidental or consequential damages of any kind. RFWaves Ltd. may make changes to the material contained in this publication at any time without notice and without obligation.
For more information please contact: RFWaves Ltd. 5 Yoni Netanyahu St. Or-Yehuda 60376 Israel Tel: +(972)-3-6344131 Fax: +(972)-3-6344130 E-mail: info@rfwaves.com Website: www.rfwaves.com
(c) 2002, RFWaves LTD.
23


▲Up To Search▲   

 
Price & Availability of RFW102

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X